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In the field of power electronics there is always a push to create smaller and more 
efficient power conversion systems.   This push is driven by the industry that uses the 
power systems, and can be realized by new semiconductor devices or new techniques. 
This document describes a novel technique for a small, and highly efficient method of 
converting relatively high DC voltage to a very low voltage for use in the 
telecommunications industry.  A modification to the standard Forward Resonant 
converter results in improvements in component stress, system efficiency, response time, 
and control circuitry.
The concept of “soft-switching” is used to increase the efficiency of the topology, 
while the utilization of newly developed devices allows for significantly increased system 
efficiency.  The topology described benefits from a significant reduction in parts from 
standard full-bridge DC to DC converters.  The added benefit of a simplified control 
circuit is granted by this topology, along with a reduction in peak device stresses 
normally found in typical forward resonant circuits.
This document describes background information needed to understand the 
concepts in DC to DC  power systems, “soft-switching” topologies, and control methods 
for these systems.  The document introduces several topologies that are currently being 
used, and several types that have been previously analyzed, as a starting point for the 
detailed analysis of the proposed converter topology.  A detailed analytical analysis is 
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given of the proposed topology, including secondary effects, and component stresses. 
This analysis is compared to the results found from both Pspice simulation, and a 
working DC to DC converter.  Finally, the topology is examined for potential 
improvements, and possible refinements to the model described.
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CHAPTER ONE: INTRODUCTION
The use of DC to DC converters has been increasing over the last few years, as 
higher efficiencies in power systems is being demanded.  This demand for efficiency is 
the result of two major factors, which are larger power requirements for the devices 
themselves, or the reduction in package size of the total device.  There are several other 
important factors to the DC to DC converter, such as response time, regulation precision, 
noise and immunity, but these factors are all controlled by the system size, and operating 
efficiencies.  Generally the efficiency of a converter describes the desired type of 
topology, and the package size is defined by the total power requirements.  Therefore, 
once a topology is determined, and the power requirements are known, then the package 
size can be found.  Once these key factors are found, an detailed system analysis of the 
DC to DC converter can be resolved.
This document describes a novel type of DC to DC converter utilizing advanced 
“soft-switching” techniques to increase system efficiency.  The reader should be familiar 
with basic electronic concepts, such as the function of a MOSFET device, and the use of 
Laplace transform math.  The specifics of the topology, and the underlying concepts will 
be described here.  For the purposes of this paper, the topology being described is a step-
down converter, although in application, it possible to configure this system in any 
desired method, such as step-up, or step-up/down.  The specific application for the DC to 
DC converter described here, is a power supply for a low voltage CPU ( 1.0 Volts ), in 
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the telecommunications industry, which has variable input voltages of roughly 30 Volts 
to 80 Volts.
The typical high-efficient converter has not needed to operate at voltage ranges 
below 3.3Volts until very recently.  This is due to the advances in the CMOS processes in 
the development of high-speed processors and memory systems, and their low voltage 
operation.  With a 3.3 Volt system, the use of standard topologies with simple 
components, such as Schottky diodes with their 0.5 “on” Voltage, are relatively sufficient 
to maintain the needed performance.  When the output voltage is below 1.8 Volts, special 
consideration is needed to maintain high efficiency levels.  This can be seen by the loss 
of a single Schottky diode at 3.3 Volts output results in 86% efficiency, while at 1.0 Volts 
the result is 65% efficiency.  The lower voltage range of the converter being described 
here requires special handing of the power systems, and care should be made in the 
selection of the types of devices used for the topology.
One interesting aspect of technology is that as time passes, the size of a particular 
device tends to be reduced, while maintaining performance.  The target size for the 
converter described here is what is commonly referred to as the “quarter-brick”.
The package size shown here is quite small, when it is considered that the system 
needs to operate with an output level of 50 Amps.  The package size again suggests that 
the selection of the components, and the type of topology is critical.  It will be shown that 
although device selection is important, the topology has a decisive factor in the size of the 
package.
The primary goal of this study is to validate the operation of the primary side of 
the switching supply.  This is done through the steps of theoretical analysis, simulations 
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and measurement of operating circuits.  A secondary goal is to create a fully functional 
power supply with optimal performance characteristics.  It will be shown that the primary 
goal of this effort was fully satisfied while the secondary goals were outside of the scope 
of the effort.  It will also shown that given sufficient resources a resonant switching 
supply of the proposed new topology with optimal characteristics can be constructed.
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CHAPTER TWO: LITERATURE REVIEW
Many papers were evaluated for several basic characteristics.  They can be broken 
down into the following types of evaluations:
Similar Methodology – Used to determine potential pitfalls.
Uniqueness – Used to determine if the proposed topology is indeed unique.
Comparative – Showing the similarities that can be compared.
The following shows a few notes of the documents that were evaluated during the 
course of study of the new topology:
“A Full Bridge Soft Switched Telecom Power Supply With a Current Doubler 
Rectifier”[1] is a good reference source to evaluate the performance of a current doubler 
secondary stage.  This is the basic topology that was used by the proposed topology of 
this document.  It is important to note that the secondary stage diodes are pointed in a 
direction from ground that allows for simple replacement with a MOSFET device that is 
ground referenced.  The use of MOSFETs dramatically improves the performance of the 
secondary stage as significant losses are normally seen due to the diodes themselves.  The 
MOSFETs provide reduced voltage drop over a diode, although control, speed and drain 
to source resistance become critical.
  “Unified Theory of Extended Period Quasiresonant Converters”[2]  document 
was used as a generalized reference in regards to resonant switching topologies.  This 
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document explored similarities in different switching circuits and showed methods of 
extrapolation that would cover new topologies as shown in this document.
“Some Limits of Integrated L–C–T Modules for Resonant Converters at 1 MHz”[3] 
explored the limitations of magnetics at high frequencies.  It should be noted that 
limitations such as this did affect the proposed topology as some parameters were scaled 
back to allow complete evaluation under relatively practical loading.
“Analysis of a Multiresonant Forward Converter Based on Nonideal Coupling of 
the Transformer”[4] showed a similar topology that utilized non-ideal characteristics of 
components such as leakage inductance of a transformer can be utilized to realize circuit 
elements.  Although this method was explored by the proposed topology it was not 
utilized directly.
“Characteristics of Full Resonant ZCS Converter Using a Synchronous 
Rectifier”[5]  showed a similar topology to the one explored in this proposal.  The 
topology described was a second order type and did have a current doubler secondary 
stage with a similar control scheme.  The primary different with this design is the voltage 
on the transformer does not resonant.  The actual system also shows high frequency 
undesired resonances similar to those found in the topology as described by this 
document.
Many good documents were found that detailed out the performance of the 
current doubler scheme.  The current doubler scheme used by the proposed topology is 
the same as described in several of these documents.  The literature that covered 
magnetics topics were excellent, but as the primary goal of this thesis is the analysis and 
validation of the primary side multi-resonant system a simplified approach was used.
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CHAPTER THREE: STEADY STATE ANALYSIS
 The nature of a third order switching system is simple to understand yet complex 
to analyze.  As the goal of the proposed topology is to be simple, efficient, small and 
powerful compromises did need to be weighed.  The basic analytical approach was 
through circuit conceptualization, simulation, followed by numerical and symbolic 
analysis finally followed by actual circuit construction.  
To begin the analysis a study of the operational states of the third order system 
will be shown.  There are four basic states of operation with several intermediate states 
that will be described in further detail in the appendixes.  The following image represents 
the basic circuit and a description of the operational states will be presented.  The system 
starts in State One. 
General equations for the system can be defined by the following:
System voltages:
VCR VLR            Vin VLin VCR+              Vsec n k⋅ Vpri⋅
System currents:
































P1 P1.1 P1.2+ P1.3+ P1.4+
The following graph shows the theoretical waveforms for the resonant inductor 
current and the resonant capacitor voltage:
Figure 3-1  Proposed Topology State 1
The basic flow of the states begins with state four.  During state four the system is 
a second order resonance system with the MOSFET turned off.  State one begins the 
MOSFET turning on.  During the sweep through states one to three the equations are all 
identical although there are variations in initial conditions.  The voltage sweep in states 
one through three describe a fast dip in voltage that crosses into the negative region.  The 
current waveform describes a simple sinusoid.
It is during state three that the current is negative through the MOSFET.  This 
means that if the MOSFET is turned off at any time during state three the body diode of 
the MOSFET will continue to conduct.  This conduction can be optimized by adding an 
external diode with more desirable characteristics.  It should be noted that the closer to 
the transition of state four that the switch is made the better the efficiency of the system. 
It should also be noted that this efficiency increase is minimal in that the ration of the 
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volts, so the percentage loss to efficiency is less than one percent to ignore improvements 
in timing and simply switch off the MOSFET the moment when the voltage swings 
positive, which is the start of state three.
State One represents a resonancy of Lin and Cr around the input voltage.  The 
swing of the resonancy is defined by the ending voltage during State Three.  The 
MOSFET Qp is currently inactive and the diode Dp is not in use.
Figure 3-2  Proposed Topology State 1
The system equations for state one through three are identical.  Only the time in 
each of the states are different.  The following represents the equations for states one 
through three:
Fundamental frequency of state one through three:
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sin ω 1.1 t⋅( )⋅+
Input current for states one through three require simplification by way of 
common sets of constants.  The constants are given by the “beta” variables shown here:
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sin ω 1.1 t⋅( )⋅+
Resonant current through Lr also requires simplification by way of common sets 
of constants.  These constants are given here:
β 1.30 ILR 0( )    
β 1.31
VCR 0( )
LR     
β 1.32




















      













The resonant current through Lr for states one through three is given by:
ILR t( ) λ 1.31 λ 1.32 cos ω 1.1 t⋅( )⋅+ λ 1.33 sin ω 1.1 t⋅( )⋅+
State Two begins when Qp turns on.  During this state the voltage of Cr is 
positive which defines which of the Dsec diodes are active.  This state ends when the 
voltage on CR crosses zero.  The state is also noted by a switch in current in Lr that 
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previously was increasing and now is decreasing and is roughly sinusoid.   During this 
stage Dsec.2 is not used and current in Lsec.1 is increasing.
Figure 3-3  Proposed Topology State 2
State Thee begins when the voltage on Cr is negative and the current in Lr is 
decreasing.  During this stage Dsec.1 is not used and current in Lsec.2 is increasing.  This 
state ends when the voltage at Cr returns to positive and the current in Lr begins to head 
towards the positive.


































State 3 - Negative Cr Voltage
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The time spent in state one through three ends when the resonant current reaches 
zero.  The equation set being described cannot be directly simplified and must be 
numerically determined after input conditions are assigned.  The time in states one 
through three are found with the solution to dt3.  This is shown described by the 
following set of equations:























0 λ 1.35 λ 1.36 dt3⋅+ λ 1.32 cos ω 1.1 dt3⋅( )⋅+ λ 1.33 sin ω 1.1 dt3⋅( )⋅+
State Four is the final state in the sequence.  State four is a second order 
resonancy and therefore contains much simpler analytical solutions.  It begins when the 
voltage on Cr is positive.  During this state the MOSFET Qp will be de-activated.  Once 
Qp is de-activated then the diode Dp will take over allowing for a smooth zero current 
switch-off.  This process is what defines the full resonancy soft switch characteristics of 
this topology.  It is important to note that the timing of the MOSFET switch-off is not 
critical but only needs to be at any time during this state.

















State 4 -Positive Cr Voltage
11
General equations for state four:
Vin VLin VCR+         ILin ICR




Resonant voltage in Cr during state four:
VCR t( ) Vin VCR 0( ) Vin−( ) cos ω 4.1 t⋅( )⋅+
ILin 0( )
ω 4.1 CR⋅
sin ω 4.1 t⋅( )⋅+
Resonant current in Lin during state four:
ILin t( )
Vin VCR 0( )−
ω 4.1 Lin⋅
sin ω 4.1 t⋅( )⋅ ILin 0( ) cos ω 4.1 t⋅( )⋅+
System input power is used to combine all the operational states and allow for 
calculation of system gains.  The following is a general equation for the summation of the 
power found at each state.  For numerical purposes these are simplified to a single result 






























P1 P1.1 P1.2+ P1.3+ P1.4+
The equation for input power for states one through three are identical with the 
exception of the amount of time spent in each state and the starting and ending 
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ω 4.1
⋅ cos ω 4.1 dt1⋅( )











Overall system power should include losses.  One important point of loss is due to 
the voltage drop of the output diode.  This loss is a function of the diode drop and the 
through resistance.  An assumption is made here that the current is equal through each of 












A complete system equation would need to combine all of the input power values 
and include them with the output power equation to get a balanced system.  A numerical 
approach is needed for this due to the nature of the equations and a closed form solution 
cannot be found.  The following represents a simplified version of the system gain 







2 2 Pinput⋅ Rdiode⋅+ 4 Pinput⋅ Rout⋅+ Vdiode−
Rdiode 2 Rout⋅+
⋅
During the analysis process a few additional components were added to protect 
the circuit from having overly high voltages at the lower terminal of Lr during a voltage 
fly-back.  This problem can occur if MOSFET Qp is turned off when positive current is 
present on Lr and results in abnormally high voltages at the drain of Qp.  These voltages 
can damage Qp.  Additional diodes were added to the secondary side that connected back 
to the primary input voltage.  Due to the transformer ratio these diodes are not active 
during any of the normal operating states.  It was deemed necessary to add these 
13
components during analysis due to the requirement of adjusting timing to find an optimal 
configuration.
Figure 3-6  Proposed Topology With Protection
Full analysis of the topology is given in the appendixes with Appendix A giving a 
Laplace Transform solution of the third order system.  The results of the symbolic 
approach were then analyzed numerically against the simulation results in Appendix B.
Control of the switches in this circuit require timing that is not only state 
dependent but also level dependent.  This means that the state changes are a function of 
voltage of the primary resonant capacitor and the system current.  There should also be in 
place a mechanism to handle special conditions.  This set of functionality can be easily 
handled by a typical CPLD and a few comparators.  The logic of the CPLD would 
operate as follows:
State 1:  Passive mode – Second order resonancy of Lin and Cr



















Exit Criteria:  Output voltage drops below threshold
State 2:  Wait
During this CPLD state we switch the MOSFET on and wait until we
can turn it off.  If we have to wait extensively we could end up in a
short-circuit mode and we need to test for this condition.
Exit Criteria:  Output voltage goes negative, or excessive time
State 3:  Switch-Off
Once the MOSFET is switched off we only need to wait a short amount
of time then return to state 1.
Exit Criteria:  Wait a fixed duration.
As can be seen by the state logic for the CPLD, the control of the proposed circuit 
is indeed simple to implement.  This simplicity does come with a cost as it has poor 
stability when operating in a continuous fashion.  It can be characterized as a hysteretic 
system using “quanta” of power due to the switching waveform.  Without a complex 
mixed signal simulator that can combine magnetics, analog and VHDL digital 
components it is not possible to fully simulate the system.  It is possible to simulate 
elements of the design, specifically the primary side waveforms.
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CHAPTER FOUR: SIMULATION AND EXPERIMENTAL RESULTS
Full analysis of the topology is given in the appendixes with Appendix A giving a 
Laplace Transform solution of the third order system.  The results of the symbolic 
approach were then analyzed numerically against the simulation results in Appendix B.
During the analysis of the hardware numerous changes were made to the circuit 
design to create a working implementation.  The schematics shown in the Appendixes 
represents the final version of this effort.  Here are a list of the types of problems 
encountered and overcome:
1. Fly-back voltage can destroy Qp if timing is incorrect
1. The fix is to include secondary to primary diodes.
2. This fix depends on the step-down voltage nature of the transformer.
2. High speed amplifier stability is lacking is a near unity gain and non-regular 
system.
1. The fix is to bypass some amplifiers.
3. Low voltage comparators are noisy
1. Low pass filters near the inputs of the comparators solved this issue.
4. Simple timers cannot be used for MOSFET switching control.
1. This problem is due to the irregular timing of a hysteretic control scheme.
2. This was solved by the incorporation of a CPLD.
5. Secondary MOSFETs cannot be easily controlled by their voltage levels.
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1. The secondary MOSFETs are used to reduce the losses of the secondary 
diodes.
2. Once the MOSFET is activated, then the control scheme monitoring voltage 
would always measure something near zero.
3. The fix is to monitor current of the secondary MOSFETs.
6. Timing and control testing proved challenging.
1. The use of debug states on the CPLD proved useful throughout the effort.
7. Magnetics were non-optimal.
1. High frequency resonancies were present in the current waveform.
8. Driver circuit was too fast.
1. High frequency resonancies were introduced by the MOSFET driver.
9. Secondary side MOSFET and diodes had large capacitance.
1. Resonancies were introduced by the secondary capacitance.
During the system analysis several interesting characteristics were determined 
that allow the proposed topology to perform better or equal to other resonant designs.
Normal forward resonant circuits have very high spike voltages relative to 
ground.  In this proposed design when moving from the “non-active” second order state 
into the “active” third order state the voltage swing starts from a positive value 
approximately one-half of peak value.  It then swings negative to about the same level as 
the positive value.  Finally when returning to the “non-active” second order state the 
voltage may swing to approximately double the input voltage.  The fact that the swing 
starts positive and heads negative means that the maximum voltage seen at the capacitor 
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is relatively centered around ground.  This helps selection of lower voltage MOSFETs 
and capacitors.
Switching control is relatively straight forward and involves switching on the 
MOSFET with then output voltage droops and switching it off when the primary resonant 
voltage swings from negative to positive.  This means that simple comparators are all that 
are needed besides a CPLD to implement the design.
All the MOSFETs in the proposed design are ground referenced.  Many resonant 
converters utilize “high-side” switching.  This requires higher complexity MOSFET 
drivers.
Due to the simplicity of the drivers, instrumentation and logic the proposed design 
is very suitable for high speed switching, such as beyond one mega-hertz.  Most resonant 
switchers offer only lower speeds due to the strict timing requirements.
One of the fundamental problems with this design is the efficiency losses when 
operating at a lower loading level than near maximum performs quite poorly.
The following represents a comparison of the theoretical, simulated and actual 
performance of the topology.  The first characteristic that is being evaluated is the 
primary voltage waveform.
The graph in figure 4-1 represents the theoretical waveform.  This graph begins 
when the MOSFET is switched on.  It is apparent that the rate of change is faster on the 
earlier period of the waveform than the latter.  This demonstrates the variation in the 
frequency due to the introduction of the higher frequency inductor.  A comparison to the 
simulated waveform in figure 4-2 shows a close approximation.  This can be used to 
validate the theoretical equations that are presented in Appendix A and B.
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The presentation of the actual performance of the switching supply is shown in 
figure 4-3.  It is apparent that the voltage waveform is an excellent match on the primary 
side.












VCR.al l t( )
t
Figure 4-1  Theoretical Voltage Waveform
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Figure 4-2  Simulated Voltage Waveform




The yellow waveform in figure 4-3 is the primary voltage and the magenta 
waveform is the MOSFET gate voltage.
When evaluating the performance of the actual voltage waveform it became 
readily apparent that the hysteretic performance of the controller would be a significant 
limitation to the performance and efficiency of the switching system.  A typical 
operational waveform of the actual system showing several waveforms is given in figure 
4-4.  This waveform shows what happens when the output voltage rises above the desired 
voltage for a short period of time.  The resulting waveform shows a compressed set of 
oscillations followed by a period where the MOSFET is “off” and the primary voltage 
returns to its lower frequency resonancy with the input inductor only.




The next set of comparative results is for the current on the primary side measured 
at the MOSFET.  During simulations and theoretical analysis it is shown there is a tight 
correlation.  It is during the analysis of the actual waveform that it will be shown there is 
an introduction of a high frequency oscillation that is significantly impacting 
performance.
The waveform shown in figure 4-5 is the primary current waveform as determined 
by the theoretical analysis.  It should be noted that during theoretical and analysis stages 
the system loading was quite high and therefore the amplitude of the current waveforms 
are much greater than that as measured on the actual switching supply.
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Figure 4-5 Theoretical Primary Current Waveform
22
Figure 4-6 Simulated Primary Current Waveform
It is again apparent that there is tight coupling between simulation shown in figure 
4-6 and theoretical shown in figure 4-5.  This does not hold true with actual performance 
due to the MOSFET driver square wave introducing resonances as shown in figure 4-7. 
The green waveform in figure 4-7 represents the current through the MOSFET.  The 
parasitics were analyzed in detail with the results shown following.  One thing to keep in 
mind that the desired performance for the ZCS performance of the switching supply is to 
sweep positive then negative to generate a roughly full cycle sinusoid.  It will be shown 
that using a numerical filter on the oscillating waveform that this sinusoid is present on 
the data.
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Figure 4-7 Actual Primary Voltage and Current Waveform
Part of the analysis completed on the current waveform was to filter the data by 
using a block average on the captured waveform.  The result of one waveform is shown 
in figure 4-8.  In that graph the captured voltage waveform is in green while the filtered 
current waveform is shown in black.  It should be noted that the units for voltage is one 
volt per division, so the peak voltage is approximately 60 volts.  It should also be noted 
that the current waveform is in 10 milli-Amps per division, so the peak current is 
approximately 0.3 amps.  The time division is in microseconds.  This waveform was 
generated with a load of 1.00 ohms and an output voltage of 1.00 voltages, hence an 





Figure 4-8 Actual Primary Voltage and Filtered Current Waveform
It can be seen that after filtering the current waveform does correlate with the 
simulated and theoretical waveforms.  The negative portion of the waveform shows the 
most distortion as it is not a clean sinusoid.  The current waveform does show Zero 
Current Switching characteristics as it starts with zero current and completes the 
waveform with a smooth transition to zero current.
It was determined that the resonances in the primary side current sensor were due 
to two components.  The primary component was the high speed high current MOSFET 
driver.  This device generates a square wave that is capacitively coupled into the resonant 
portion of the circuit via the gate to drain capacitance.  The square wave would introduce 
a current pulse with every switch transition.  The solution is to limit the rise time of the 
gate, which was accomplished with a 22 ohm resistor.  If this resistor is too high the 














A value of 220 ohms caused the circuit to enter current limiting saturation in under 15 
seconds and the surface temperature of the MOSFET was around 100 Celsius.
A lower frequency resonance is present on the secondary side.  This is due to the 
capacitance of the secondary MOSFETs and the secondary diode.  This resonancy is 
undesirable and contributes to the system losses.  It was possible to tune this resonance 
by increasing the capacitance and resulting in a phase shift of the output but reducing the 
resonant frequency.  One the resonant frequency was reduced the losses in the 
transformer was also reduced.
One analysis technique that can be used to quantify visually the performance of a 
switching supply is to graph the primary switching parameters of voltage and current on 
the X and Y axis of a graph.  Using this technique since the resonant system described by 
this topology is a full sinusoid, the resulting shape would be a simple circle.  The rotation 
of the circle is clockwise starting from the 12 o'clock position.  The actual shape of the 
graph is somewhat different.  The shape shown in figure 4-9 is the simulated graph while 
the shape shown in figure 4-10 is the actual waveform as measured.  The simulated graph 
has a generally circular shape while the actual graph has some loss of “roundness” when 
sweeping up past 6 o'clock.
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Figure 4-9 Simulated Voltage/Current Polar Graph




























Once the loading of the system is increased the loss of current on the negative 
portion of the waveform become less important.  A second set of actual measurements 
were performed at a higher loading level.  The previous measurements shown were done 
with an input wattage of 5.0 Watts.  The next series of loading graphs were conducted 
when the input was loaded at 16.0 Watts.  Figure 4-11 shows the filtered time domain 
waveform of the higher loaded waveform.  While figure 4-12 shows the polar graph of 
that system.















Figure 4-12 16W Input Voltage/Current Polar Graph
Continuing analysis of the waveforms shows more detailed characteristics of the 
secondary side.  It can be shown that the secondary side performance is exactly as 
expected under the assumption of having a performance reducing higher frequency 
resonancy.  The following waveforms show the voltage on the secondary side as 
simulated (figure 4-14) and measured (figure 4-15).
To generate the simulation additional parasitics were added to the model.  This 
revised schematic is shown in figure 4-13.


















Figure 4-13 Revised simulation to include parasitics
The output waveform shown in figure 4-14 includes a red graph that represents 
the voltage across the terminals on the secondary side.  It is expected to be a 4:1 step 
down voltage that includes the resonant characteristics as seen by the primary side 
current waveforms.  Please note that the scaling in the actual measurement has been 
changed by a factor of four in relation to the input voltage to shown the performance of 
the 4:1 transformer.  This correlation of actual to theoretical voltage is good for the 
secondary side of the system.
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Figure 4-14 Revised simulation waveforms to include parasitics








As can be seen in figure 4-15 the secondary voltage across the transform closely 
matched the input waveform with exception of the voltage ratio and the included parasitic 
resonancy.
One interesting characteristic of the secondary side control scheme is that the 
current doubler switching waveform is a simple function based on MOSFET bias and 
primary side voltage.  When the primary side MOSFET is “off” then both diodes passing 
some current and the secondary MOSFETs can both be turned on.  When the primary 
MOSFET is turned “on” then the secondary MOSFET selection is a function of the 
primary side voltage.  If the primary side voltage is positive then the low side secondary 
MOSFET is active, and vis-versa for the high side MOSFET. 
During evaluation of this performance one of the efficiency deficits was 
evaluated.  The actual usage of the MOSFETs when driving the secondary side proved to 
be non-ideal due to timing dependencies.  The specific timing problem is the delay in the 
response of the voltage on the primary side and the sensing by the CPLD of when it 
occurred.  This could be resolved by better timing algorithms, although the CPLD did not 
have any available programming space left.  It could also be resolved by faster response 
comparator circuits, although the specific component limit response rate is due to the 
limiting diode capacitance on the resistor-zener network.  The zener parasitic capacitance 
is high enough to form a simple resistor-capacitor network resulting in a phase shift of 
the detection circuit.
Figure 4-16 shows a photo image of the evaluation board that was developed for 
analysis.  The layout of the circuit is based on a large ground plane with magnetics and 
high current parts on one side and digital circuitry on the other.  Included in the package 
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is a header that allows for monitoring of the digital system and internal states of the 
CPLD.  On the edges of the board are BNC connectors that allow oscilloscope 
measurements.  This board is one of two that was created as part of the on-going efforts 
to analyze the performance of the switching system described herein.
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Figure 4-16 Evaluation Circuit Board


















Evaluation of the thermal performance of the circuit was conducted during 
operation while loaded during a 1 Watt output condition.  The image shown in figure 
4-18 image is based on Celsius temperature and shows the input transformer and 
capacitor to be nominally of the same temperature, while the primary MOSFET and the 
primary transformer show the highest temperature levels.  The thermal image shows that 
the higher resonancies are limiting performance as the excessive losses due to heat are 
being generated.





Final evaluation of performance is measured in efficiency.  Actual efficiency of 
the evaluation board was significantly less than desired.  This is due to high frequency 
resonancy and non-ideal control.  Although one of the fundamental premises of this 
design is simple control, that does not alleviate the need for a more regular timing 
mechanism.  The graph as shown in figure 4-18 shows multiple cycles of the hysteretic 
control scheme.  As can be seen by this graph the regulation of the system is sporadic and 
resonating as a lower frequency.  If the delays between cycles are long enough then the 
desirable higher voltages in the primary side droop down to that of the input voltage 
which results in a slow regeneration of primary voltage/current resonancy.  This can be 
seen by the yellow waveform that resonates nicely than when the secondary output 
voltage is high enough the primary voltage droops down.  Although control issues make 
the system erratic, they do not significantly impact efficiency.
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Figure 4-19 Hysteretic Control Graph
Final efficiency numbers are poor due to magnetics and unwanted parasitics. 
Two output power levels were evaluated, 1.0 Watt, 2.6 Watt and 4.6 Watts.  The 1.0 Watt 
system resulted in approximately 28% efficiency, the 2.6 Watt system resulted in 45% 
efficiency, and the 4.6 Watt system operated at 48% efficiency.  The majority of this 
efficiency is being lost due to the high frequency resonancy.  The ferrites used for the 
primary side took the brunt of the thermal loading are reached temperatures of 57C, while 
the primary MOSFET was a slightly cooler 50C.  The primary capacitor and inductor 




28C.  It is important to note that the ferrite is not thermally attached to any components 
and has to self radiate for cooling.
Further thermal and efficiency testing was completed using a tuned secondary 
system.  The results show improvement and lead to the statement that further tuning of 
the resonancies would result in solid system performance.  Operating with 4.3 Watts 
output the system ran at 47% efficiency.  The resonancy was found to be a result of the 
capacitance of the secondary side diode and the secondary side MOSFETs when they 
were inactive.  This tuning caused the secondary side to have a phase shift as shown in 
figure 4-20 by the yellow trace.  In figure 4-20 the red trace is showing reduced 
resonancy on the primary current waveform, but no change in performance.  By adding 
this capacitor on the secondary side it effectively increases an unwanted resonancy by 
increasing the magnitude by reducing the frequency.  It is the high frequency component 
that is causing the heat in the inductors.  A more proper solution would be to isolate and 
reduce the secondary resonancy by careful selection of the diode an MOSFETs to reduce 
their capacitance.  Alternatively a more exhaustive analysis of the resonancy would result 
in a higher performance secondary stage.  As the secondary stage itself is not a primary 
goal of this thesis it was not explored to the extent that would be needed for a commercial 
product.
The graph shown in figure 4-21 shows the simulation results that include the 
parasitics and the improved secondary side capacitance.
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Figure 4-20 Secondary Side Tuning
Figure 4-21 Secondary Side Tuning Simulation
During the process of creating the working design the following characteristics 









● CPLD – Large enough to support the timing application for hysteretic control.
● Comparators – Very high speed devices with relatively low current consumption.
● Low capacitance, low forward resistance diodes for the high current regions.
● Low capacitance, low resistance MOSFETs.
● Primary side with all components rated to 150 volts at 4.8 amps minimum.
● Secondary side with all components rated to 60 volts at 40 amps minimum.
● Independent standard communications switcher is included for the low current 
requirements of the controller portion of the system.
● Switchers and linear regulators to generate 10 volts, 3.3 volts, 1.8 volts, -5.0 volts 
and -3.3 volts from a 15 to 72 volt primary source.
● Header for interfacing with a logic analyzer.
● BNC connectors to allow easy monitoring of voltages and currents within the 
system.
● Primary CPLD clock at 50 MHz for low latency of digital logic.
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CHAPTER FIVE: FUTURE IMPROVEMENTS
The third order forward resonant converter shown here includes several 
advantages with the following items being key:
1. Simple primary switching method
2. Full wave rectification secondary with two diodes
3. Standard non-center tapped transformer
4. Full wave resonancy design
5. Zero current switching
6. Natural stability of output voltage over variations in input voltage
Of all the tasks in evaluating various topologies the timing and control task is 
generally the most troublesome.  This problem was alleviated by the use of a CPLD for 
dynamic control.  Future improvements to this design is to utilize larger FPGAs and for 
more production oriented solutions utilize an ASIC.
Future improvements for the proposed third order resonant switcher is include 
better timing control by way of more precise measurement circuitry.  Monitoring of 
voltages and currents in the various active components can not only be used to improve 
efficiency, but also EMI, output ripple and response rate to load fluctuations.
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There are several undesirable high frequency resonances in the prototype circuit. 
These resonances were found to be part of the primary MOSFET driver circuit, the 
magnetics and the board layout.  Future improvements would deal in specific methods of 
approach in dealing with the undesirable effects.  Specifically this would reduce the heat 
being generated in the magnetics and increase the efficiency significantly.  The most 
effective improvement to the efficiency is most likely found in a custom magnetics 
design the meets the criteria of the frequency and power requirements.  This design 
requires low parasitics, high performance and low losses from the magnetics section. 
Tuning of the magnetics will result in significant improvements in the performance of the 
design.
One of the best possible future improvements for commercialization is the 
integration of logic, instrumentation and power devices into a single integrated chip set. 
This would dramatically reduce the size of the circuit.  The current design is based upon a 
collection of generic components and assuming production volumes are high enough, 
then migrating to a completely custom design makes good business sense.
Through good design practices and significant research and development a unique 
resonant converter is has been proposed.  This new topology offers high speeds, high 
efficiencies, simple controls and reduced sizes from most resonant topologies.  The 
system analysis and prototype have been validated on this novel forward resonant design.
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APPENDIX A:  SYMBOLIC SOLUTION OF THIRD ORDER 
SYSTEM
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The FR3 converter is a multi-resonant forward converter utilizing ZCS and ZVS 
switching modes, and configurations that allow for high speed operation, high efficiency, 
and low component stresses.  It is capable of operating efficiently in a light loading 
condition, and has very simple primary circuit drivers.  The secondary side can be 
operated either with simple diodes, or a secondary synchronized control system.
The simplified model assumes that there are no non-ideal components, which includes 
the transformer.  This means that there will be no leakage inductance component.  The 
FR3 converter utilizes magnetizing inductance for is primary resonance states, and only 
during transitions would the leakage inductance play a role.  Therefore assuming that 
leakage is of negligible effect can be a valid assumption.  Future work will show the 
effects of the leakage inductance upon the FR3 model.
There are seven primary operating states of the converter.  The first six states are used to 
define a full-wave "on" state of the system, and the seventh state defines the "off" state.
The fundamental configurations for the "on" states are based upon the current doubler 
scheme, in regards to whether the switching diodes are passing current, or not.  In no 
condition are both diodes off, and due to the assumption of no leakage current, the only 
case where both diodes are on, is the seventh state.
The equations for the system will be models in separate sections and finally combined. 
The use of conservation of power will be used to connect all of the various equations. 
The average input power equals the average output power, which also equals the average 
power on the primary side of the transformer, and the average power on the secondary 
side of the transformer.
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It will be assumed that the inductors on the secondary side will be of like value, and that 
the system will be a balanced load, such that when the transformer current is zero, the 
secondary diode currents will tend to be equal.
States One through Six:  Primary Resonance Modes
These states define the modes of operation when the switching device is turning on. 
Mathematically the states are identical, with only differences in their initial conditions 
and direction of tranformer secondary current.  States one and two both end with the Vcr 
voltage crossing zero, and state three ends with the primary transformer current reaching 
zero.  The critical condition for resonance is that the tranformer primary current must be 
less than zero during the third state, otherwise the system cannot be reset, and acts like a 
DC hysteretic control system, with little power being tranfered to the secondary.














The input and output voltages are fixed as: 
Vin
Vout
The output current to the load is balanced, but it varies between the two output inductors. 
The output current through these inductors will be assumed to be a constant one-half of 
the total output current.  The actual ripple current will be determined later in the analysis.
The output inductor is defined as:
LoutP LoutN
ILoutP ILoutN+ Iout








There is one extra element that needs to be considered, but will be discussed in state four, 
which is the junction capacitor of the switching element.  This component is considered 
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to be loss during this stage, as its charge is simply dumped to the ground level, creating a 
small current spike.  This effect is minimized by selecting a small value for the junction 
capacitor by proper MOSFET switch selection.
We will now define the initial conditions for the modes.  It is assume that none of the 
components will be in zero conditions.  The resonant inductor will have a small residual 
current that is due to the secondary resonance in the secondary stage.  The input inductor 
and resonant capacitor will be leaving, at a point defined by switching and not level, a 
lower frequency resonancy, and will therefore have arbitrary current and voltage levels.






Where n is the turns ratio of primary over secondary.
Vsec n k⋅ Vpri⋅
Where k is the coupling coefficient.
Average Pin( ) Average Pout( ) Average Ppri( ) Average Psec( )
We now are prepared to solve the state equations for modes one through five.
State One:
This state starts when the switch is turned on, and ends when the secondary voltage 
equals zero.  Since the transformer always is synchronized in voltage for the primary and 
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secondary sides, and the primary side is connected to the resonance capacitor, then we 
can also say that the state ends when the capacitor voltage reaches zero.
Initial conditions:
VCR 0( ) VCR T( )
ILin 0( ) ILin T( )
ILR 0( ) ILR T( )
dt1
is the time in state one.
Equations:
VCR t( ) VLR t( )
Vin VLin t( ) VCR t( )+
ILin t( ) ICR t( ) ILR t( )+
n Vsec t( )⋅ Vpri t( )
Therefore we need to find the voltage in the resonant capacitor as a solution for the time 
in state one.




VLin s( ) VCR s( )+
KVL Equation














VLR s( ) s LR⋅ ILR s( )⋅ LR ILR 0( )⋅−
VLin s( ) s Lin⋅ ILin s( )⋅ Lin ILin 0( )⋅−













The constant current draw from the secondary side directly affects the primary side, as 
can be seen by the previous KCL equation.  The primary current is the turns ratio, times 
the current in the positive diode, due to the current doubler scheme.  The diode current, 
after the settling period during state four, turns into either the output current divided by 
two, or zero, if the leakage current in the transformer is zero.  This means that after state 















To solve the complete system, the value for current through the input inductor will be left 
for the end.  This variable will be used with the average power functions to determine the 
stabilized system power.
Now we can solve for VLin using KVL.  In general, to solve KVL and KCL system, you 
should start with the system type that you wish to end with, and use the Laplace current 
to voltage conversion formulas.  This results in the Laplace system type that is desired.
Vin
s
VLin s( ) VCR s( )+




s Lin⋅ ILin s( )⋅
Vin
s










Using KVL for for equivelancy of VCR and VLR.
VCR s( ) VLR s( )
VCR s( ) s LR⋅ ILR s( )⋅ LR ILR 0( )⋅−







We can now use KCL of the previous two solutions, and the general form of ICR. 






















Now we can solve for VCR(s).
VCR s( )−
s Lin⋅











































⋅ CR VCR 0( )⋅
























VCR 0( ) s⋅
















To solve the Laplace transform, a simplification may be made by using place holders.
α 1.1 VCR 0( )
α 1.2

























α 1.1 cos α 1.4 t⋅( )⋅+
α 1.3
α 1.4
cos α 1.4 t⋅( )⋅−
α 1.2
α 1.4












cos α 1.4 t⋅( )⋅+
α 1.2
α 1.4
sin α 1.4 t⋅( )⋅+
Noting the common frequency modifier allows us to simplify the frequency component.






























































































cos ω 1.1 t⋅( )⋅+









sin ω 1.1 t⋅( )⋅+







λ 1.2 VCR 0( ) λ 1.1−
λ 1.3










VCR.1 t( ) λ 1.1 λ 1.2 cos ω 1.1 t⋅( )⋅+ λ 1.3 sin ω 1.1 t⋅( )⋅+
Now we need to determine the time it takes to reach state 2.  This is done by setting the 
capacitor voltage to zero, and evaluating the time.
0 λ 1 λ 2 cos ω 1 dt1⋅( )⋅+ λ 3 sin ω 1 dt1⋅( )⋅+
λ 1− λ 2 cos ω 1 dt1⋅( )⋅ λ 3 sin ω 1 dt1⋅( )⋅+
Algebra Identities:
sin x( ) 0.5 1 cos 2 x⋅( )−( )⋅
cos x( ) 0.5 1 cos 2 x⋅( )+( )⋅




1 cos 2 ω 1 dt1⋅( )⋅ + ⋅⋅ λ 3
1
2
1 cos 2 ω 1 dt1⋅( )⋅ − ⋅⋅+ λ 1+
This system can be evaluated symbolically and results in a time function for voltage to 






















































































































This equation is obviously too wieldy to utilize in any manner besides as an algorithm of 
a computer system.
The voltages for the other active components are as follows:
VLR t( ) VCR t( )
VLin t( ) Vin VCR t( )−
For a complete model of state one, and of course all of the following states, all of the 
currents, and voltages must be known for every active component.  Presently only the 
voltages have been derived.  We will need to find the currents through the various 
components.  Since the current through the transformer is load dependent, there is no way 
to exactly define that current level by only viewing state one.  The full system will need 
to be evaluated to determine the output current.  Due to the complexity of the system, 
there will be no way to determine an exact solution for output current, and an iterative 
method must be employed for a result to be found.
The initial functions that are used for the inductor current is identical to that of the 
previous voltage equations.
VCR t( ) VLR t( )
Vin VLin t( ) VCR t( )+
ILin t( ) ICR t( ) ILR t( )+
n Vsec t( )⋅ Vpri t( )
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We need to find the voltage in the resonant capacitor as a solution for the time in state 
one.




VLin s( ) VCR s( )+
KVL Equation













VLR s( ) s LR⋅ ILR s( )⋅ LR ILR 0( )⋅−
VLin s( ) s Lin⋅ ILin s( )⋅ Lin ILin 0( )⋅−













The constant current draw from the secondary side directly affects the primary side, as 
can be seen by the previous KCL equation.  The primary current is the turns ratio, times 













+ s LR⋅ ILR s( )⋅ LR ILR 0( )⋅−























We will now use KVL for the capacitor and simplify.
Vin
s
















ICR s( ) Vin CR⋅ s
2 CR⋅ Lin⋅ ILin s( )⋅− s CR⋅ Lin⋅ ILin 0( )⋅+ VCR 0( ) CR⋅−
ICR s( ) CR Vin s





Now we can use the previous resonant inductor KVL equation on the KCL equation to 
remove ILR.
ILin s( ) ICR s( )



























Now we can include the KVL equation for ICR to only leave ILin.
ILin s( ) CR Vin s





















ILin s( ) Vin s





















ILin s( ) s
































































































Vin s Lin⋅ ILin 0( )⋅+ VCR 0( )−( ) 1Lin
1
































s2 LR⋅ CR⋅ Lin⋅
+
s Lin⋅ ILin 0( )⋅
s2 LR⋅ CR⋅ Lin⋅
+
VCR 0( )
s2 LR⋅ CR⋅ Lin⋅
−
VCR 0( )






















































































cos ω 1.1 t⋅( )⋅− β 1.1 cos ω 1.1 t⋅( )⋅+
β 1.2
ω 1.1
































sin ω 1.1 t⋅( )⋅+
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The frequency of oscillation is the same here, as in the capacitor voltage.
















































































cos ω 1.1 tm1.1⋅( )⋅+
Using algebraic identity:
sin x( ) 0.5 1 cos 2 x⋅( )−( )⋅
































β 1.1 ω 1.1⋅−





0 λ 1.20 λ 1.21
1
2
1 cos 2 ω 1.1 tm1.1⋅( )⋅ − ⋅⋅+ λ 1.22
1
2
1 cos 2 ω 1.1 tm1.1⋅( )⋅ + ⋅⋅+
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Solving for tm1.1 results in the following equation, which can then be simplified 
somewhat.  In the numerical analysis, it is necessary to break the large equation down 







2+ 2 λ 1.20
















































2+ 2 λ 1.20
2⋅+



































2+ 2 λ 1.20
2⋅+




λ 1.21 λ 1.20
2− λ 1.21
2+ λ 1.22






















λ 1.26 λ 1.21 λ 1.25⋅ λ 1.22 λ 1.20⋅−( )








4 λ 1.20⋅ λ 1.22⋅ λ 1.26⋅
λ 1.27
λ 1.29 λ 1.22














The last component that needs to be mapped out for state one is the current in the 
resonant inductor.  This component includes leakage current and magnetizing current. 
The leakage current component will be the fixed primary transformer current.  The 
magnetizing current will be the actual resonant component.  The same procedure for 
determining input inductor current will be used here, only isolating a different variable.







+ s LR⋅ ILR s( )⋅ LR ILR 0( )⋅−
1
s CR⋅




ICR s( ) s
2 CR⋅ LR⋅ ILR s( )⋅ s CR⋅ LR⋅ ILR 0( )⋅− VCR 0( ) CR⋅−
The second equation is used to evaluate the input current.
Vin
s







s Lin⋅ ILin s( )⋅
Vin
s




































































Now we can add in the previously found capacitor current to finalize the equation.
ILR s( )
Vin VCR 0( )−
s2 Lin⋅
ILin 0( ) Ipri−
s












ILR s( ) s








Vin VCR 0( )−
s2 Lin⋅
ILin 0( ) Ipri−
s





















Vin VCR 0( )−
s2 Lin⋅
ILin 0( ) Ipri−
s

















Vin VCR 0( )−
s2 Lin⋅
ILin 0( ) Ipri−
s








Vin VCR 0( )−
s2 Lin⋅
ILin 0( ) Ipri−
s












Vin VCR 0( )−
s2 Lin⋅ CR⋅ LR⋅
ILin 0( ) Ipri−
s CR⋅ LR⋅

















Vin VCR 0( )−
s2 Lin⋅ CR⋅ LR⋅
ILin 0( ) Ipri−
s CR⋅ LR⋅






























Vin VCR 0( )−
s2 Lin⋅ CR⋅ LR⋅
ILin 0( ) Ipri−
s CR⋅ LR⋅
+
s CR⋅ LR⋅ ILR 0( )⋅
CR LR⋅
+




VCR 0( ) CR⋅
CR LR⋅
+













s2 Lin⋅ CR⋅ LR⋅
VCR 0( )
s2 Lin⋅ CR⋅ LR⋅
−
ILin 0( ) Ipri−
s CR⋅ LR⋅



















s2 Lin⋅ CR⋅ LR⋅
ILin 0( ) Ipri−
s CR⋅ LR⋅















































Using composite variables, the resulting equation reduces to the following:

















































cos ω 1.1 t⋅( )⋅−
β 1.31
ω 1.1





















































ILR t( ) λ 1.31 λ 1.32 cos ω 1.1 t⋅( )⋅+ λ 1.33 sin ω 1.1 t⋅( )⋅+
The only difference between states one and two, is the polarity of primary transformer 
current.  There is no difference between states one and three.  The time for state three to 
end, is when the resonant inductor current plus the primary transformer current reaches 
zero.  This formula will need to be calculated, and then all equations will known for 










0 λ 1.35 λ 1.36 dt3⋅+ λ 1.32 cos ω 1.1 dt3⋅( )⋅+ λ 1.33 sin ω 1.1 dt3⋅( )⋅+
For the transition states, the equations are the same, only the values of the resonant 
inductor is different.
State Four:
This state is the secondary resonance mode.  There are only two active elements, with the 
resonant inductor passing zero current.  We will assume here that the junction capacitor, 
and the resonant inductor are not ringing.  In a complete system, this ringing would 
occur, with some dampening based upon the system losses.
The following represents the system equations:
Vin VLin VCR+
ILin ICR








VLin s( ) s Lin⋅ ILin s( )⋅ Lin ILin 0( )⋅−







We now need to solve for these systems of equations to determine capacitor voltage and 
inductor current at any time.
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+ s CR⋅ VCR s( )⋅ CR VCR 0( )⋅−



















+ s CR⋅ VCR s( )⋅ CR VCR 0( )⋅−
VCR s( )−
s Lin⋅






− CR VCR 0( )⋅−
VCR s( )
s Lin⋅
















































VCR t( ) Vin VCR 0( ) cos ω 4.1 t⋅( )⋅+ Vin cos ω 4.1 t⋅( )⋅−
ILin 0( )
ω 4.1 CR⋅
sin ω 4.1 t⋅( )⋅+
The final form for voltage of the capacitor in state four is:
VCR t( ) Vin VCR 0( ) Vin−( ) cos ω 4.1 t⋅( )⋅+
ILin 0( )
ω 4.1 CR⋅
sin ω 4.1 t⋅( )⋅+
To calculate the inductor current we will start with the KVL equations.














Now we will substitute in the KCL equation for ICR.


































































Vin VCR 0( )−
Lin





The Laplace transform results in the following:
ILin t( )
Vin VCR 0( )−
ω 4.1 Lin⋅
sin ω 4.1 t⋅( )⋅ ILin 0( ) cos ω 4.1 t⋅( )⋅+
The last piece of information required is the current in the secondary side of the 
transformer during state four.  This network is can be described as a resistor and an 
inductor.  The initial current in the inductor will equal one-half of the output current.  The 
only problem with this concept is that in actuality it starts at zero and decays up to one-
half the output current.





VLsec t( ) VRdiode t( )




The solution to this simple system is:
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The complete system equations are related to the average powers.  This means that we 
will need to calculate the total system wattage on at least one of three points, although a 
good system check is to calculate the system power at all three points.  These three points 
are the input inductor current times the input voltage, the primary transformer wattage, 
and the secondary transformer wattage.  All three of these points will equal the output 
wattage.  With a known load, we will be able to calculate the output voltage.  Due to the 
complexity of the equations described here, no attempt will be made to determine an 







































The equality of the power on an ideal system result in:
P1 P2 P3 P4
Including any losses results in:
P1 Ploss P4+
Since we have a complete solution for the input current, and it is true that there are no 
losses prior to the input inductor, we can use P1 as our reference for system power.  The 























































































































































































































Vin VCR 0( )−
ω 4.1 Lin⋅




sin ω 4.1 dt1⋅( )
ILin 0( )
ω 4.1
⋅ cos ω 4.1 dt1⋅( )











From these equations, the input power can be calculated, and the resulting output voltage 
may be calculated.
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The losses due to the diodes have the largest impact to the current model.  This loss can 




























2 2 Pinput⋅ Rdiode⋅+ 4 Pinput⋅ Rout⋅+ Vdiode−
Rdiode 2 Rout⋅+











APPENDIX B:  NUMERICAL SOLUTION OF THIRD ORDER 
SYSTEM
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This system of equations are built using Mathcad 2001.  They are utilized to do iterative 
analysis for determination of the characteristics of the FR3 type of Forward converter. 
The nomenclature of the equations is an initial subscript showing the state of the 
waveform.  All times in a state are referenced to the start of a time, and not the absolute 
time of the total system.  This means that once state two starts, the time variable will start 
with zero, not dt1.  
State Variable Matrix:
These variables are used to store calculated values for the states.  They are pre-calculated, 
and are used to evaluate in the fastest possible manner.
















































sin ω 1 CR LR, Lin,( ) t⋅( )⋅+: =
Several composite functions used in state one for the voltages.






λ 1.2 Vin Lin, LR, VCR0,( ) VCR0 λ 1.1 Vin Lin, LR,( )−: =











Alternate shortened form of Vcr, utilizing the composite functions.
VCR.1b t CR, LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, n,( ) λ 1.1 Vin Lin, LR,( ) λ 1.2 Vin Lin, LR, VCR0,( ) cos ω 1 CR LR, Lin,( ) t⋅( )⋅+ λ 1.3 ILin0 Lin, LR, VCR0, ILR0, Iout, CR, n,( ) sin ω 1 CR LR, Lin,( ) t⋅( )⋅+: =
Time in state one:
λ 1.10 Vin ILin0, Lin, LR, VCR0, ILR0, Iout, CR, n,( ) 2. λ 1.1 Vin Lin, LR,( ) 2⋅ λ 1.2 Vin Lin, LR, VCR0,( ) 2− λ 1.3 ILin0 Lin, LR, VCR0, ILR0, Iout, CR, n,( ) 2+: =
λ 1.11 Vin IL in0, Lin, LR, VCR0, ILR0, Iout, CR, n,( ) 2 λ 1.3 ILin0 Lin, LR, VCR0, ILR0, Iout, CR, n,( )⋅ λ 1.1 Vin Lin, LR,( )⋅: =
λ 1.12 Vin ILin0, Lin, LR, VCR0, ILR0, Iout, CR, n,( ) λ 1.2 Vin Lin, LR, VCR0,( ) 2 λ 1.3 IL in0 Lin, LR, VCR0, ILR0, Iout, CR, n,( ) 2+: =
λ 113 V in IL in0, Lin, LR, VCR0, ILR0, Iout, CR, n,( ) 2 λ 1.2 Vin Lin, LR, VCR0,( )⋅ λ 1.1 Vin Lin, LR,( ) 2− λ 1.2 Vin Lin, LR, VCR0,( ) 2+ λ 1.3 IL in0 Lin, LR, VCR0, ILR0, Iout, CR, n,( ) 2+⋅: =
λ 1.14 Vin IL in0, Lin, LR, VCR0, ILR0, Iout, CR, n,( )
λ 1.11 V in IL in0, Lin, LR, VCR0, ILR0, Iout, CR, n,( )












































dt1 CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, n,( )
acos
λ 1.10 Vin IL in0, Lin, LR, VCR0, ILR0, Iout, CR, n,( ) λ 1.14 Vin ILin0, Lin, LR, VCR0, ILR0, Iout, CR, n,( )+







2 ω 1 CR LR, Lin,( )⋅: =
76































sin ω 1.1 t⋅( )⋅+=























































sin ω 1.1 t⋅( )⋅=



















β 1.10 IL in0 LR, CR, ILR0, n, Iout, Lin,( )
β 1.3 IL in0 LR, CR, ILR0, n, Iout, Lin,( )
ω 1 CR LR, Lin,( ) 2
: =
β 1.11 Vin LR, CR, Lin, t,( )
β 1.4 Vin LR, CR, Lin,( )
ω 1 CR LR, Lin,( ) 2
t⋅: =
77
β 1.12 ILin0 LR, CR, ILR0, n, Iout, Lin, t,( ) IL in0
β 1.3 IL in0 LR, CR, ILR0, n, Iout, Lin,( )








cos ω 1 CR LR, Lin,( ) t⋅( )⋅: =
β 1.13 Lin LR, CR, Iout, ILR0, IL in0, VCR0, Vin, n, t,( )
β 1.2 Vin Lin, VCR0,( )
ω 1 CR LR, Lin,( )
β 1.4 Vin LR, CR, Lin,( )








sin ω 1 CR LR, Lin,( ) t⋅( )⋅: =









β 1.1 ω 1.1⋅−=











+ 2 λ 1.20
2
⋅+



































λ 1.26 λ 1.21 λ 1.25⋅ λ 1.22 λ 1.20⋅−( )=













4 λ 1.20⋅ λ 1.22⋅ λ 1.26⋅
λ 1.27
=




















λ 1.20 Vin LR, CR, Lin,( )
β 1.4 Vin LR, CR, Lin,( )
ω 1 CR LR, Lin,( ) 2
: =
λ 1.21 ILin0 LR, CR, ILR0, n, Iout, Lin,( )
β 1.3 ILin0 LR, CR, ILR0, n, Iout, Lin,( )
ω 1 CR LR, Lin,( ) IL in0 ω 1 CR LR, Lin,( )⋅−: =
78
λ 1.22 LR CR, Lin, VCR0, Vin,( ) β 1.2 Vin Lin, VCR0,( )
β 1.4 Vin LR, CR, L in,( )
ω 1 CR LR, Lin,( ) 2
−: =
λ 1.25 ILin0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( ) λ 1.21 IL in0 LR, CR, ILR0, n, Iout, Lin,( ) 2 λ 1.20 Vin LR, CR, Lin,( ) 2− λ 1.22 LR CR, Lin, VCR0, Vin,( ) 2+: =
λ 1.26 IL in0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( ) λ 1.21 IL in0 LR, CR, ILR0, n, Iout, Lin,( ) λ 1.25 IL in0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( )⋅ λ 1.22 LR CR, Lin, VCR0, Vin,( ) λ 1.20 Vin LR, CR, Lin,( )⋅−: =
λ 1.27 ILin0 LR, CR, ILR0, n, Iout, Lin, Vin, VCR0,( ) λ 1.21 IL in0 LR, CR, ILR0, n, Iout, Lin,( ) 2 λ 1.22 LR CR, Lin, VCR0, Vin,( ) 2+: =
λ 1.28 IL in0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( )
4 λ 1.20 Vin LR, CR, Lin,( )⋅ λ 1.22 LR CR, Lin, VCR0, Vin,( )⋅ λ 1.26 ILin0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( )⋅
λ 1.27 IL in0 LR, CR, ILR0, n, Iout, Lin, Vin, VCR0,( ): =
λ 1.29 ILin0 LR, CR, ILR0, n, Iout, Lin, Vin, VCR0,( ) λ 1.22 LR CR, Lin, VCR0, Vin,( ) 2 2 λ 1.20 Vin LR, CR, Lin,( ) 2⋅+ λ 1.21 IL in0 LR, CR, ILR0, n, Iout, Lin,( ) 2−: =
tm 1.1 ILin0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( )
π acos
λ 1.29 ILin0 LR, CR, ILR0, n, Iout, Lin, Vin, VCR0,( ) λ 1.28 ILin0 LR, CR, ILR0, n, Iout, Lin, VCR0, Vin,( )+








2 ω 1 CR LR, Lin,( )⋅: =







































ILR t( ) λ 1.31 λ 1.32 cos ω 1.1 t⋅( )⋅+ λ 1.33 sin ω 1.1 t⋅( )⋅+=

















λ 1.31 IL in0 n, Iout, CR, LR, ILR0, Lin, Vin, t,( )
β 1.32 IL in0 n, Iout, CR, LR, ILR0, Lin,( )
ω 1 CR LR, L in,( ) 2
t β 1.33 Vin Lin, CR, LR,( )⋅
ω 1 CR LR, Lin,( ) 2
+: =
λ 1.32 IL in0 n, Iout, CR, LR, ILR0, Lin,( ) ILR0
β 1.32 IL in0 n, Iout, CR, LR, ILR0, Lin,( )
ω 1 CR LR, Lin,( ) 2
−: =
λ 1.33 Vin Lin, CR, LR, VCR0,( )
β 1.31 VCR0 LR,( )
ω 1 CR LR, Lin,( )
β 1.33 Vin Lin, CR, LR,( )
ω 1 CR LR, Lin,( ) 3
−: =
ILR.1 IL in0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, t,( ) λ 1.31 ILin0 n, Iou t, CR, LR, ILR0, L in, Vin, t,( ) λ 1.32 ILin0 n, Iou t, CR, LR, ILR0, L in,( ) cos ω 1 CR LR, L in,( ) t⋅( )⋅+ λ 1 .33 Vin L in, CR, LR, VCR0,( ) sin ω 1 CR LR, L in,( ) t⋅( )⋅+: =
ILRM .1 ILin0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, t,( )
n Iout⋅
2
ILR.1 ILin0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, t,( )+: =
State Two Equations:
VCR.1end CR LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ) VCR.1 dt1 CR LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ) CR, LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ): =
ILin .1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, ILin0, n,( ) ILin.1 Vin Lin, LR, CR, IDsec0, VCR0, ILR0, IL in0, n, dt1 CR LR, Lin, Vin, VCR0, ILin0, ILR0, IDsec0, n,( ),( ): =
80
ILR.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, IL in0, n,( ) ILR.1 ILin0 n, IDsec0, CR, LR, ILR0, Lin, VCR0, Vin, dt1 CR LR, Lin, Vin, VCR0, ILin0, ILR0, IDsec0, n,( ),( ): =
VCR.2 t CR, LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ) VCR.1 t CR, LR, Lin, Vin, VCR.1end CR LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ), IL in.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, ILin0, n,( ), ILR.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, ILin0, n,( ), Iout−, n,( ): =
dt2 CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n,( ) root VCR.2 t CR, LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n,( ) t, π2 ω 1 CR LR, Lin,( )⋅,
π 3⋅








IL in.2 Vin Lin, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n, t,( ) IL in.1 Vin Lin, LR, CR, Iout−, VCR.1end CR LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ), ILR.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, IL in0, n,( ), ILin.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, IL in0, n,( ), n, t,( ): =
ILR.2 ILin0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, IDsec0, t,( ) ILR.1 ILin.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, ILin0, n,( ) n, Iout−, CR, LR, ILR.1end Vin Lin, LR, CR, IDsec0, VCR0, ILR0, IL in0, n,( ), Lin, VCR.1end CR LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ), Vin, t,( ): =
ILRM .2 IL in0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, IDsec0, t,( )
n− Iout⋅
2
ILR.2 IL in0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, IDsec0, t,( )+: =
State Three Equations:
VCR.2 end CR LR, L in, Vin, V CR0, IL in 0, ILR0, Iou t, IDsec0, n,( ) VCR.1 dt2 CR L R, L in, Vin, VCR0, IL i n0, ILR0, Io u t, IDse c0, n,( ) CR, LR, L in, Vin, VCR.1end CR L R, L in, Vin, VCR0, IL i n0, ILR0, IDsec0, n,( ), IL i n .1end V in L in, LR, CR, IDsec0, VCR0, ILR0, IL i n0, n,( ), ILR.1end V in L in, LR, CR, IDsec0, VCR0, ILR0, IL i n0, n,( ), Iou t−, n,( ): =
IL i n .2 end V in L in, LR, CR, Iou t, VCR0, ILR0, IL i n0, IDsec0, n,( ) IL in .1 V in L in, LR, CR, Iou t−, VCR.1end CR LR, L in, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ), ILR.1end V in L in, LR, CR, IDsec0, VCR0, IL R0, IL i n0, n,( ), IL in .1end V in L in, LR, CR, IDsec0, VCR0, ILR0, IL i n0, n,( ), n, d t2 CR LR, L in, Vin, VCR0, IL i n0, ILR0, Iou t, IDsec0, n,( ),( ): =
IL R.2e nd Vin Lin, LR, CR, Iou t, VCR0, IL R0, IL in 0, IDse c0, n,( ) IL R.1 IL in .1 en d V in L in, L R, CR, Io ut, VCR0, ILR0, IL in0, n,( ) n, Iou t−, CR, LR, ILR.1e nd Vin Lin, LR, CR, IDsec0, V CR0, ILR0, IL in 0, n,( ), Lin, VCR.1 end CR LR, Lin, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ), V in, d t2 CR L R, L in, V in, VCR0, IL in0, ILR0, Iou t, IDse c0, n,( ),( ): =
VCR.3 t CR, LR, L in, Vin, VCR0, IL in0, ILR0, Iou t, IDsec0, n,( ) V CR.1 t CR, LR, L in, Vin, VCR.2end CR LR, L in, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ), IL in .2end V in L in, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ), ILR.2end V in L in, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ), Iou t, n,( ): =
ILin.3 Vin Lin, LR, CR, Iout, VCR0, ILR0, ILin0, IDsec0, n, t,( ) ILin.1 Vin Lin, LR, CR, Iout, VCR.2end CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n,( ), ILR.2end Vin Lin, LR, CR, Iout, VCR0, ILR0, ILin0, IDsec0, n,( ), ILin.2end Vin Lin, LR, CR, Iout, VCR0, ILR0, ILin0, IDsec0, n,( ), n, t,( ): =
ILR.3 IL in0 n, Iou t, CR, LR, ILR0, Lin, VCR0, Vin, IDsec0, t,( ) ILR.1 ILin .2end Vin L in, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ) n, Iou t, CR, LR, ILR.2end V in L in, LR, CR, Iou t, VCR0, ILR0, ILin0, IDsec0, n,( ), L in, VCR.2end CR LR, L in, Vin, VCR0, IL in0, ILR0, Iou t, IDsec0, n,( ), Vin, t,( ): =
ILRM .3 IL in0 n, Iout, CR, LR, ILR0, Lin, VCR0, Vin, IDsec0, t,( )
n Iout⋅
2
ILR.3 IL in0 n, Iou t, CR, LR, ILR0, Lin, VCR0, Vin, IDsec0, t,( )+: =
dt3 CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iou t, IDsec0, n,( ) i f ILR.2end Vin Lin, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ) n−
Iout
2















VCR.3end CR LR, Lin, Vin, VCR0, ILi n0, ILR0, Iou t, IDsec0, n,( ) VCR.1 d t3 CR LR, L in, Vin, VCR0, ILi n0, ILR0, Iou t, IDsec0, n,( ) CR, LR, Lin, V in, VCR.2end CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ), ILin .2end Vin Lin, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ), ILR.2end Vin L in, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ), Iou t, n,( ): =
ILin .3end V in Lin, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ) ILi n.1 Vin Lin, LR, CR, Iout, VCR.2end CR LR, L in, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ), ILR.2end V in Lin, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ), IL in.2end Vin Lin, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ), n, dt3 CR LR, L in, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ),( ): =
ILR.3end Vin Lin, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ) ILR.1 IL in.2end Vin Lin, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ) n, Iout, CR, LR, ILR.2end Vin Lin, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ), Lin, VCR.2end CR LR, L in, Vin, VCR0, IL in0, ILR0, Iou t, IDsec0, n,( ), Vin, dt3 CR LR, Lin, Vin, VCR0, ILi n0, ILR0, Iout, IDsec0, n,( ),( ): =
State Four equations:
ω 4 Lin CR,( ) 1Lin CR⋅: =
dt4 CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n, T,( ) T dt3 CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( )− dt2 CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n,( )− dt1 CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, n,( )−: =
81
VCR.4 t Vin, VCR.0, CR, IL in .0, Lin,( ) Vin VCR.0 Vin−( ) cos ω 4 Lin CR,( ) t⋅( )⋅+
IL in.0
ω 4 Lin CR,( ) CR⋅ sin ω 4 Lin CR,( ) t⋅( )⋅+: =
IL in.4 t Vin, VCR.0, CR, IL in.0, Lin,( )
Vin VCR.0−
ω 4 Lin CR,( ) Lin⋅ sin ω 4 Lin CR,( ) t⋅( )⋅ IL in .0 cos ω 4 Lin CR,( ) t⋅( )⋅+: =
VCR.4end T CR, LR, L in, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ) VCR.4 T d t3 CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iou t, IDsec0, n,( )− Vin, VCR.3end CR LR, Lin, Vin, VCR0, IL i n0, ILR0, Iout, IDsec0, n,( ), CR, IL in .3end Vin L in, LR, CR, Iout, VCR0, ILR0, IL in0, IDsec0, n,( ), Lin,( ): =
ILin .4end T Vin, Lin, LR, CR, Iou t, VCR0, ILR0, ILin0, IDsec0, n,( ) ILin.4 T d t3 CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n,( )− Vin, VCR.3end CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n,( ), CR, ILin .3end Vin L in, LR, CR, Iout, VCR0, ILR0, ILin0, IDsec0, n,( ), Lin,( ): =




















Now we need to calculate the system power, and voltage gain.  This is done by 











































β 1.50 ILin0 LR, CR, ILR0, n, Iout, Lin, dt1, Vin,( ) dt1
β 1.3 IL in0 LR, CR, ILR0, n, Iout, Lin,( )










β 1.4 Vin LR, CR, Lin,( )⋅
2 ω 1 CR LR, Lin,( )⋅+: =
β 1.51 ILin0 LR, CR, ILR0, n, Iout, Lin, dt1,( ) sin ω 1 CR LR, Lin,( ) dt1⋅( ) ILin0
β 1.3 ILin0 LR, CR, ILR0, n, Iout, Lin,( )









β 1.52 IL in0 LR, CR, ILR0, VCR0, n, Iout, L in, dt1, Vin,( ) cos ω 1 CR LR, L in,( ) dt1⋅( ) 1−( )
β 1.2 Vin L in, VCR0,( )
ω 1 CR LR, L in,( )
β 1.4 V in LR, CR, L in,( )









P1.1 ILin0 LR, CR, ILR0, VCR0, n, Iout, L in, dt1, Vin, T,( )
Vin
T ω 1 CR LR, L in,( )⋅ β 1.50 IL in0 LR, CR, ILR0, n, Iout, Lin, dt1, Vin,( ) β 1.51 IL in0 LR, CR, ILR0, n, Iout, Lin, dt1,( )+ β 1.52 ILin0 LR, CR, ILR0, VCR0, n, Iou t, Lin, dt1, Vin,( )−( )⋅: =
P1.4 Vin dt1, IL in0, CR, LR, Lin, VCR0, T,( )
Vin
T
sin ω 4 Lin CR,( ) dt1⋅( )
IL in0
ω 4 Lin CR,( )⋅ cos ω 4 Lin CR,( ) dt1⋅( ) 1−( )
Vin VCR0−


















P1.A IL in0 LR, CR, ILR0, VCR0, n, Iou t, IDsec0, Lin, T, Vin,( ) P1.1 IL in0 LR, CR, ILR0, VCR0, n, Iou t, L in, dt1 CR LR, L in, Vin, VCR0, IL in0, ILR0, IDsec0, n,( ), Vin, T,( ): =
P1.B IL in0 L R, CR, ILR0, VCR0, n, Iout, IDse c0, L in, T, Vin,( ) P1.1 IL in .1 end Vin Lin, L R, CR, IDsec0, VCR0, ILR0, IL in0, n,( ) LR, CR, ILR.1end Vin Lin, L R, CR, IDsec0, VCR0, ILR0, IL in 0, n,( ), VCR.1en d CR LR, L in, Vin, VCR0, IL in0, IL R0, IDse c0, n,( ), n, Iout, Lin, d t2 CR L R, Lin, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ), Vin, T,( ): =
P1.C ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( ) P1.1 ILin .2end V in Lin, LR, CR, Iou t, VCR0, ILR0, IL in0, IDsec0, n,( ) LR, CR, ILR.2end Vin L in, LR, CR, Iout, VCR0, ILR0, ILin0, IDsec0, n,( ), VCR.2end CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iou t, IDsec0, n,( ), n, Iout, L in, dt3 CR LR, L in, Vin, VCR0, ILi n0, ILR0, Iout, IDsec0, n,( ), V in, T,( ): =
P1.D IL in0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( ) P1.4 Vin dt4 CR LR, Lin, Vin, VCR0, ILin0, ILR0, Iout, IDsec0, n, T,( ), ILin .3end Vin Lin, LR, CR, Iout, VCR0, ILR0, ILin0, IDsec0, n,( ), CR, LR, Lin, VCR.3end CR LR, Lin, Vin, VCR0, IL in0, ILR0, Iout, IDsec0, n,( ), T,( ): =
P1 ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( ) P1.A IL in0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( ) P1.B ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( )+ P1.C ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( )+ P1.D ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( )+: =
Iout.new ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin, Rout, Rdiode, Vdiode,( )
Vdiode
2
2 Rdiode⋅ 4 Rout⋅+( ) P1 ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin,( )⋅+ Vdiode−
Rdiode 2 Rout⋅+
: =
Vout ILin0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin, Rout, Rdiode, Vdiode,( ) Rout Iout.new IL in0 LR, CR, ILR0, VCR0, n, Iout, IDsec0, Lin, T, Vin, Rout, Rdiode, Vdiode,( )⋅: =
The following represents a test of the numerical analysis, and demonstrates a typical state 
one voltage waveform.  This calculation set will be compared to a Pspice simulated 





































Second we need to calculate the preliminary state variables.  This helps to speed up the 
equations.  The functions executed here are very slow, as they are multiple level iterative 
functions.  By storing the result values one time, we are not forced to execute this 
iterative function multiple times, such as for each point on a graph.  This dramaticly 
speeds up the equation process, but means that states two and three will use state one 
equations, but the initial state variables will reflect what the previous state ended with. 
This is a correct assumption, as the formulas for states two and three actually are the 
same, with the exception of the polarity of the Isec current.
dtpre1














IL in.1end Vin Lin, LR, CR, Ipre.Dsec0





ILR.1end Vin Lin, LR, CR, Ipre.Dsec0





















































































































































































Now that we have the final values for the various states, we can define an equation set for 
the combined modes, to show a nice combined graph of all states.
This system is dependant upon the above defined variable names, and is not as modular 
as the other equations.  Its sole purpose is to show a nice graph of all states.
VCR.a l l t( ) VCR.1 t CR, LR, L in, Vin, Vpre .VCR0
, Ipre .L in0
, Ipre .LR0





m od t T,( ) dtpre1
<i f
VCR.1 t d tp re1
− CR, LR, L in, Vin, Vpre .VCR1
, Ip re .L in1
, Ip re .LR1
, Iou t−, n,


















VCR.1 t d tp re1
− dtpre2
− CR, LR, Lin, Vin, Vpre.VCR2
, Ip re .L in2




































IL in .a l l t( ) IL in .1 Vin L in, LR, CR, Ip re .Dsec0
, Vpre.VCR0
, Ip re .LR0





m od t T,( ) d tpre1
<i f
IL in .1 Vin L in, LR, CR, Iout−, Vpre.VCR1
, Ip re .LR1
, Ip re.L in1





















IL in .1 Vin L in, LR, CR, Iout, Vpre.VCR2
, Ip re .LR2
, Ip re .L in2






































ILRM.al l t( ) ILRM .1 Ipre.Lin0
n, Ipre.Dsec0





m od t T,( ) dtpre1
<i f
ILRM .1 Ipre.Lin1
n, Iout−, CR, LR, Ipre.LR1
, Lin, Vpre.VCR1






















n, Iout, CR, LR, Ipre.LR2
, Lin, Vpre.VCR2






























All of the variables are in place for demonstrating the results of the equations.  For states 
one through three, we will utilize the state one equation, but use the pre.end variables for 
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the various states.  This will allow for fast calculation time, at a minimal amount of 
confusion. 
State One Results:
This is the primary resonance frequency:
ω 1 CR LR, Lin,( ) 1.484 105×=






















The following is a screen capture of Pspice simulating the circuit that is modeled above. 
The time difference of 9.6u seconds calculated, versus 9.8u seconds simulated is due to 
various non-ideal components that the simulation does not allow removed.  These devices 
are the diodes, and the switching device.
Now we can graph the current in the input inductor during the first resonance stage.






















This is a Pspice simulation of the previously noted circuit.  The system matches quite 
well with these parameters.
We can now evaluate the resonant inductor current.  This value will be the addition of 
both the leakage and the magnetizing current on the primary side of the transformer.





















Here is a comparison of state one calculations versus the simulation:





Sim VCR start = 91.919















Sim VCR end = -0.013 









Sim ILin start = -0.7829










Sim ILin end = -0.9134
ILRM .1 Ipre.Lin0
n, Ip re.Dsec0






Sim ILRM start = 1.539
ILRM .1 Ipre.Lin0
n, Ip re.Dsec0








Sim ILRM end = 15.213
State Two Analysis:
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VCR.1 t CR, LR, Lin, Vin, Vpre.VCR1
, Ipre.L in1




















































Sim time for state two = 20.623 micro-seconds









Sim VCR start = 0
VCR.1 dtpre2









Sim VCR end = 0








Sim ILin start = -0.9101









Sim ILin end = 1.6932
ILRM .1 Ipre.Lin1






Sim ILRM start = 10.984
ILRM .1 Ipre.Lin1








Sim ILRM end = -10.163
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IL in.1 Vin L in, LR, CR, Iou t, Vpre.VCR2
, Ipre.LR2



















ILRM .1 Ipre .L in2












Simulation time for state three = 9.036 micro-seconds









Sim VCR start = 0
VCR.1 dtpre3







Sim VCR end = 43.475








Sim ILin start = 1.6986









Sim ILin end = 2.0070
ILRM .1 Ipre.Lin2






Sim ILRM start = -5.8821
ILRM .1 Ipre.Lin2










Sim ILRM end = 0.006
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Now for the equations for state four.































IL in .4 t V in, Vpre .VCR3






The following is a comparison of the system in the fourth state.



















Sim VCR end = 92.309
IL in.4 0 Vin, Vpre.VCR3





Sim ILin start = 2.0074
IL in.4 dtpre4
Vin, Vpre.VCR3





Sim ILin end = -0.8249












ISec Iout Rdiode, Lsec, t,( )
t
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There is a decay in the secondary side current, which is dependant upon the diode 
resistances, and inductor values.  In practice, the diode resistance is a value that is 
determined by experimental results.  It is determined by the voltage difference of two 
parallel diodes, with the current being defined by the difference of the current in the two 
devices.
This non-ideal system is required to determine the starting value of the current in the 
secondary side.  In a truely ideal system, the value would remain a constant zero, and 
result in having no vertical shift in the waveform of ILRM during the start of state one.






The simulated value is 3.043 Amps.
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VCR.al l t( )
t
This is a complete cycle analysis of the three waveforms previous shown.  This shows all 
four states.
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ILRM .al l t( )
t
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Now we need to calculate the system power, and voltage gain.  This is done by 
calculating the input power, and relating it to the output power.
Vd 0.7: =
Rout 0.3: =
P1 ILin .0 LR, CR, ILR.0, VCR.0, n, Iout, IDsec.0, Lin, T, Vin,( ) 36.339=
Simulated input power = 48V * 0.585A =  28.08 Watts
Iout.new IL in.0 LR, CR, ILR.0, VCR.0, n, Iout, IDsec.0, Lin, T, Vin, Rout, Rdiode, Vd,( ) 8.614=
Simulated V.out = 8.4726
Vout ILin.0 LR, CR, ILR.0, VCR.0, n, Iout, IDsec.0, Lin, T, Vin, Rout, Rdiode, Vd,( ) 2.584=
Simulated I.out = 2.5418
P1.A ILin.0 LR, CR, ILR.0, VCR.0, n, Iout, IDsec.0, Lin, T, Vin,( ) 4.419−=
P1.B ILin.0 LR, CR, ILR.0, VCR.0, n, Iout, IDsec.0, Lin, T, Vin,( ) 6.68=
P1.C ILin.0 LR, CR, ILR.0, VCR.0, n, Iout, IDsec.0, Lin, T, Vin,( ) 8.824=

































































































APPENDIX E:  VHDL SOURCE CODE OF PROTOTYPE 
HARDWARE
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  -- FR3 Project   (Third Order Forward Resonant Converter)
  -- David Bills
  -- Presented to UCF for Thesis Project Fall 2007
  -- The following notes describe configuration options.
  --  Assuming a 50 MHz system clock.
  -- Switch Controls: Note that Up is a "0"
  -- Switch 1 =>  Master Mode Switch
  --    0 => Diagnostics Mode
  --    1 => Normal Operation
  
  -- Switch 2 =>  Primary Switch Enable (All Modes)
  --    0 => Disable Primary Output
  --    1 => Enable Primary Output
  -- Switch 3 =>  Current Transition select (Normal Operation)
  --    0 => Switch master FET off when current goes from positive to negative
  --         This relys heavily on Diode and has worse efficiency.
  --    1 => Switch master FET off when current goes from negative to positive
  --         This maximizes FET time, but causes some current spikes.  
  --    During Diagnostics this sets the state of the primary switch driver
119
  -- Switch 4 =>  Enable Secondary FETs (Normal Operation)
  --    0 => Disabled
  --    1 => Enabled





--  Uncomment the following lines to use the declarations that are
--  provided for instantiating Xilinx primitive components.
-- library UNISIM;
-- use UNISIM.VComponents.all;
entity main is Port ( 
           system_status    : out std_logic_vector( 15 downto 0 );
           system_clk       : in  std_logic;
           system_reset     : in  std_logic;
  system_switch    : in std_logic_vector( 3 downto 0 );
           COMP_APRIME      : in  std_logic;
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           COMP_ASEC1       : in  std_logic;
           COMP_ASEC2       : in  std_logic;
           COMP_VOUT        : in  std_logic;
           COMP_VPRIME       : in  std_logic;
           COMP_VSEC1       : in  std_logic;
           COMP_VSEC2       : in  std_logic;
           DRV_ENBL         : out  std_logic;
           DRV_PRIME        : out  std_logic;
           DRV_SEC1         : out  std_logic;
           DRV_SEC2         : out  std_logic
   );
end main;
  
architecture arc_main of main is
signal system_timer       : std_logic_vector( 7 downto 0 );
signal System_State       : std_logic_vector( 2 downto 0 );
signal DRV_ENBL_buf         : std_logic;
signal DRV_PRIME_buf        : std_logic;
signal DRV_SEC1_buf         : std_logic;
signal DRV_SEC2_buf         : std_logic;
signal ERROR_COND_buf       : std_logic;
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signal timer_delay          : std_logic_vector( 7 downto 0 );
begin
main_system: process( system_reset, system_clk ) 
  begin
  if( system_reset = '0' ) then -- Enter reset state.
    System_State  <= "000";
 timer_delay <= "00110010"; -- 50 clocks at 50MHz
    
  elsif( rising_edge( system_clk ) ) then
 DRV_ENBL  <= DRV_ENBL_buf;
 DRV_PRIME <= DRV_PRIME_buf;
 DRV_SEC1  <= DRV_SEC1_buf;
 DRV_SEC2  <= DRV_SEC2_buf;
    system_status( 0 ) <= COMP_APRIME;
    system_status( 1 ) <= COMP_ASEC1;
    system_status( 2 ) <= COMP_ASEC2;
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    system_status( 3 ) <= COMP_VOUT;
    system_status( 4 ) <= COMP_VPRIME;
    system_status( 5 ) <= COMP_VSEC1;
    system_status( 6 ) <= COMP_VSEC2;
    system_status( 7 )  <= ERROR_COND_buf;
    system_status( 8 )  <= DRV_PRIME_buf;
    system_status( 9 )  <= System_State(0);
    system_status( 10 ) <= System_State(1);
    system_status( 11 ) <= System_State(2);
    system_status( 15 downto 12 ) <= system_timer( 3 downto 0 );
DRV_ENBL_buf  <= system_switch( 1 );
    if( system_switch( 0 ) = '0' ) then  -- Enter Diagnostics Mode
    DRV_PRIME_buf <= system_switch( 2 );  -- Primary Driver is a function of 
Switch 3
    DRV_SEC1_buf  <= system_switch( 3 );  -- Secondary Driver is a function of 
Switch 4
    DRV_SEC2_buf  <= system_switch( 3 );  -- Secondary Driver is a function of 
Switch 4
 
       System_State  <= "000";
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 system_timer <= system_timer - '1';
 else
     if( system_switch( 3 ) = '1' ) then
       if( DRV_PRIME_buf = '1' ) then  -- Secondary Switch Enable     
         DRV_SEC1_buf  <=     COMP_VPRIME ;  -- Secondary diodes during switching
         DRV_SEC2_buf  <= NOT COMP_VPRIME ;
       else
         DRV_SEC1_buf  <= '1';  -- Primary switch off.  Turn on secondaries
  
         DRV_SEC2_buf  <= '1';
       end if;
     else     
       DRV_SEC1_buf  <= '0';  -- Secondary diodes only during switching
       DRV_SEC2_buf  <= '0';     
  end if;
 case System_State is
   when "000" => -- This is starting state.  Testing the output voltage.
   ERROR_COND_buf <= '0';  -- Clear the Error Condition Flag.
            if( timer_delay(7 downto 4) < "0011" ) then 
        timer_delay <= "00110010"; 
            end if;  
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if( COMP_VOUT = '0' AND COMP_VPRIME = '1' )then 
-- The output voltage is low.
System_State <= "001";
system_timer <= "01100100"; -- 100 clocks at 
50MHz
      DRV_PRIME_buf <= '1';  -- Start the primary switch.
               
            else   
  DRV_PRIME_buf <= '0';  -- Reset the primary switch.
              
end if;
when "001" => -- Wait for transition of current on primary to 
negative.
if( COMP_VPRIME = '0' OR system_timer = 
"00000000" )then
 -- Don't tolerate long delays.  This could be 
a short circuit.
 -- Timer is included here to solve this 
problem.
if( system_timer = "00000000" )then
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  ERROR_COND_buf <= '1';
end if;
  
System_State <= "010";    -- Turn on switch and 
wait for 2us
system_timer <= "00011001"; -- 25 clocks at 
50MHz
else
       system_timer <= system_timer - '1';
end if;
when "010" => -- Delay the system for 0.5us.
   system_timer <= system_timer - '1';
if( system_timer = "00000000" ) then
System_State <= "011";
system_timer <= "01100100"; -- 100 clocks at 
50MHz
  
            end if; 
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when "011" => -- Decide when to turn off the primary FET.
if( COMP_VPRIME  = '1'  OR   -- Positive voltage.
 system_timer = "00000000" )then  -- Error 
condition.
 -- Don't tolerate long delays.  This could be 
a short circuit.
 -- Timer is included here to solve this 
problem.
if( system_timer = "00000000" )then
  ERROR_COND_buf <= '1';
end if;
  
System_State  <= "100";
         DRV_PRIME_buf <= '0';  -- Stop the primary FET
   system_timer <= timer_delay; 
else
       system_timer <= system_timer - '1';
end if;
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when "100" => -- Delay the system for before testing output 
voltage.
   system_timer <= system_timer - '1';
if( system_timer = "00000000" ) then
System_State <= "000";
               
               
               if( COMP_VOUT = '0' and timer_delay(7 downto 4) > "0011" ) then -- 0.5 us
               
                 timer_delay <= timer_delay - '1';
                 
               else  
               
                 if( COMP_VOUT = '1' and timer_delay(7 downto 4) < "1111" ) then 
                 
                   timer_delay <= timer_delay + '1';
                 end if;
 
               end if; 
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            end if; 
          when others =>
   System_State <= "000";
         end case;
    end if;
  end if;
                       
  end process main_system;
end arc_main;
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--  UCF file section
NET "system_clk" TNM_NET = "system_clk";
TIMESPEC "TS_system_clk" = PERIOD "system_clk" 20 ns HIGH 50 %;
#PACE: Start of Constraints generated by PACE
#PACE: Start of PACE I/O Pin Assignments
NET "COMP_APRIME"  LOC = "P42" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "COMP_ASEC1"  LOC = "P37" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "COMP_ASEC2"  LOC = "P36" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "COMP_PRIME"  LOC = "P43" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "COMP_VOUT"  LOC = "P44" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "COMP_VSEC1"  LOC = "P34" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "COMP_VSEC2"  LOC = "P33" | SCHMITT_TRIGGER  | FLOAT  | 
IOSTANDARD = LVCMOS33 ; 
NET "DRV_ENBL"  LOC = "P39" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; 
NET "DRV_PRIME"  LOC = "P41" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; 
NET "DRV_SEC1"  LOC = "P40" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; 
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NET "DRV_SEC2"  LOC = "P38" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; 
NET "system_clk"  LOC = "P1" | IOSTANDARD = LVCMOS33  | 
SCHMITT_TRIGGER  | FLOAT ; 
NET "system_reset"  LOC = "P8" | IOSTANDARD = LVCMOS33  | FLOAT  | 
SCHMITT_TRIGGER ; 
NET "system_status<0>"  LOC = "P12" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<10>"  LOC = "P27" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<11>"  LOC = "P28" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<12>"  LOC = "P29" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<13>"  LOC = "P30" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<14>"  LOC = "P31" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<15>"  LOC = "P32" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<1>"  LOC = "P13" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<2>"  LOC = "P14" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
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NET "system_status<3>"  LOC = "P16" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<4>"  LOC = "P18" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<5>"  LOC = "P19" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<6>"  LOC = "P20" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<7>"  LOC = "P21" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<8>"  LOC = "P22" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_status<9>"  LOC = "P23" | SLEW = FAST  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_switch<0>"  LOC = "P6" | SCHMITT_TRIGGER  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_switch<1>"  LOC = "P5" | SCHMITT_TRIGGER  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_switch<2>"  LOC = "P3" | SCHMITT_TRIGGER  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
NET "system_switch<3>"  LOC = "P2" | SCHMITT_TRIGGER  | IOSTANDARD = 
LVCMOS33  | FLOAT ; 
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#PACE: Start of PACE Area Constraints
#PACE: Start of PACE Prohibit Constraints
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